This is a free page sample. Access the full version online.

NSAI Standards

Irish Standard
I.S. EN 16602-60-02:2014

Space product assurance - ASIC and FPGA development

© CEN 2014 No copying without NSAI permission except as permitted by copyright law.

This is a free page sample. Access the full version online.

I.S. EN 16602-60-02:2014

Incorporating amendments/corrigenda/National Annexes issued since publication:

The National Standards Authority of Ireland (NSAI) produces the following categories of formal documents:

I.S. xxx: Irish Standard — national specification based on the consensus of an expert panel and subject to public consultation.

S.R. xxx: Standard Recommendation — recommendation based on the consensus of an expert panel and subject to public consultation.

SWiFT xxx: A rapidly developed recommendatory document based on the consensus of the participants of an NSAI workshop.

This document replaces/revises/consolidates the NSAI adoption of the document(s) indicated on the CEN/CENELEC cover/Foreword and the following National document(s):

NOTE: The date of any NSAI previous adoption may not match the date of its original CEN/CENELEC document.

This document is based on:	*Published:*
EN 16602-60-02:2014	2014-09-24

This document was published under the authority of the NSAI and comes into effect on:	ICS number:
2014-10-11	49.140
	NOTE: If blank see CEN/CENELEC cover page

NSAI	T +353 1 807 3800	Sales:
1 Swift Square,	F +353 1 807 3838	T +353 1 857 6730
Northwood, Santry	E standards@nsai.ie	F +353 1 857 6729
Dublin 9	W NSAI.ie	W standards.ie

Údarás um Chaighdeáin Náisiúnta na hÉireann

This is a free page sample. Access the full version online.

EUROPEAN STANDARD

NORME EUROPÉENNE

EUROPÄISCHE NORM

EN 16602-60-02

September 2014

ICS 49.140

English version

Space product assurance - ASIC and FPGA development

Assurance produit des projets spatiaux - développement des ASIC et FPGA

Raumfahrtproduktsicherung - Entwicklung von ASIG und FPGA

This European Standard was approved by CEN on 13 March 2014.

CEN and CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration. Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the CEN-CENELEC Management Centre or to any CEN and CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CEN and CENELEC member into its own language and notified to the CEN-CENELEC Management Centre has the same status as the official versions.

CEN and CENELEC members are the national standards bodies and national electrotechnical committees of Austria, Belgium, Bulgaria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and United Kingdom.

CEN-CENELEC Management Centre:
Avenue Marnix 17, B-1000 Brussels

© 2014 CEN/CENELEC All rights of exploitation in any form and by any means reserved worldwide for CEN national Members and for CENELEC Members.

Ref. No. EN 16602-60-02:2014 E

This is a free page sample. Access the full version online.

Table of contents

Foreword **5**

Introduction **6**

1 Scope **7**

2 Normative references **8**

3 Terms, definitions and abbreviated terms **9**

3.1 Terms from other standards 9

3.2 Terms specific to the present standard 9

3.3 Abbreviated terms 12

4 ASIC and FPGA programme management **14**

4.1 General 14

4.1.1 Introduction 14

4.1.2 Organization 14

4.1.3 Planning 14

4.2 ASIC and FPGA control plan 14

4.3 Management planning tools 15

4.3.1 ASIC and FPGA development plan 15

4.3.2 Verification plan 15

4.3.3 Design validation plan 15

4.4 Experience summary report 15

5 ASIC and FPGA engineering **16**

5.1 Introduction 16

5.2 General requirements 16

5.3 Definition phase 19

5.3.1 Introduction 19

5.3.2 General requirements 19

5.3.3 Feasibility and risk assessment 19

5.3.4 ASIC and FPGA development plan 20

5.3.5 System requirements review 20

5.4 Architectural design 22

5.4.1 General requirements 22

5.4.2 Architecture definition 22

This is a free page sample. Access the full version online.

5.4.3 Verification plan 23
5.4.4 Architecture verification and optimization 23
5.4.5 Preliminary data sheet 24
5.4.6 Preliminary design review 24
5.5 Detailed design 24
5.5.1 Introduction 24
5.5.2 General requirements 25
5.5.3 Design entry 25
5.5.4 Netlist generation 26
5.5.5 Netlist verification 27
5.5.6 Updated data sheet 28
5.5.7 Detailed design review 28
5.6 Layout 29
5.6.1 General requirements 29
5.6.2 Layout generation 29
5.6.3 Layout verification 30
5.6.4 Design validation plan 31
5.6.5 Updated data sheet 31
5.6.6 Draft detail specification 31
5.6.7 Critical design review 31
5.7 Prototype implementation 32
5.7.1 Introduction 32
5.7.2 Production and test 32
5.8 Design validation and release 33
5.8.1 Design validation 33
5.8.2 Radiation test performance 33
5.8.3 Design release and FM production preparation 34
5.8.4 Experience summary report 34
5.8.5 Final versions of application and procurement documents 34
5.8.6 Qualification and acceptance review 35

6 Quality assurance system 36
6.1 General 36
6.2 Review meetings 36
6.3 Risk assessment and risk management 38

7 Development documentation 39
7.1 General 39
7.2 Management documentation 39

This is a free page sample. Access the full version online.

7.3 Design documentation 40
7.3.1 General 40
7.3.2 Definition phase documentation 42
7.3.3 Architectural design documentation 42
7.3.4 Detailed design documentation 42
7.3.5 Layout documentation 43
7.3.6 Design validation documentation 43
7.4 Application and procurement documents 43
7.4.1 Data sheet 43
7.4.2 Application note 43
7.4.3 Detail specification 44

8 Deliverables 45
8.1 General 45
8.2 Deliverable items 45

Annex A (normative) ASIC and FPGA control plan (ACP) – DRD 46

Annex B (normative) ASIC and FPGA development plan (ADP) – DRD 48

Annex C (normative) ASIC and FPGA requirements specification (ARS) – DRD 50

Annex D (normative) Feasibility and risk assessment report (FRA) - DRD 52

Annex E (normative) Verification plan (VP) – DRD 53

Annex F (normative) Design validation plan (DVP) – DRD 54

Annex G (normative) Data sheet – DRD 55

Annex H (normative) Detail specification (DS) – DRD 57

Annex I (normative) Experience summary report – DRD 59

Annex J (informative) Document requirements list and configuration items to be delivered 60

Bibliography 61

Figures

Figure 5-1: Development flow (example) 17
Figure 7-1: Design documentation 41

Tables

Table J-1 : Deliverables of the ASIC and FPGA development 60

This is a free page sample. Access the full version online.

Foreword

This document (EN 16602-60-02:2014) has been prepared by Technical Committee CEN/CLC/TC 5 “Space”, the secretariat of which is held by DIN.

This standard (EN 16602-60-02:2014) originates from ECSS-Q-ST-60-02C.

This European Standard shall be given the status of a national standard, either by publication of an identical text or by endorsement, at the latest by March 2015, and conflicting national standards shall be withdrawn at the latest by March 2015.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. CEN [and/or CENELEC] shall not be held responsible for identifying any or all such patent rights.

This document has been prepared under a mandate given to CEN by the European Commission and the European Free Trade Association.

This document has been developed to cover specifically space systems and has therefore precedence over any EN covering the same scope but with a wider domain of applicability (e.g. : aerospace).

According to the CEN-CENELEC Internal Regulations, the national standards organizations of the following countries are bound to implement this European Standard: Austria, Belgium, Bulgaria, Croatia, Cyprus, Czech Republic, Denmark, Estonia, Finland, Former Yugoslav Republic of Macedonia, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Netherlands, Norway, Poland, Portugal, Romania, Slovakia, Slovenia, Spain, Sweden, Switzerland, Turkey and the United Kingdom.

This is a free page sample. Access the full version online.

Introduction

The added responsibilities of developing custom designed devices, as opposed to using off-the-shelf components, make certain management activities crucial to the success of the procurement programme. This was already considered by the applicable standard for “Space product assurance - EEE components”, ECSS-Q-ST-60 that classifies custom designed devices, such as ASIC components, under “Specific components”, for which particular requirements are applicable.

The supplier accepts requirements for the development of custom designed components within the boundaries of this standard based on the requirements of the system and its elements, and takes into consideration the operational and environmental requirements of the programme.

The supplier implements those requirements into a system which enables to control for instance the technology selection, design, synthesis and simulation, layout and design validation in a schedule compatible with his requirements, and in a cost-efficient way.

This is a free page sample. Access the full version online.

1 Scope

This Standard defines a comprehensive set of requirements for the user development of digital, analog and mixed analog-digital custom designed integrated circuits, such as application specific integrated circuits (ASICs) and field programmable gate arrays (FPGAs). The user development includes all activities beginning with setting initial requirements and ending with the validation and release of prototype devices.

This Standard is aimed at ensuring that the custom designed components used in space projects meet their requirements in terms of functionality, quality, reliability, schedule and cost. The support of appropriate planning and risk management is essential to ensure that each stage of the development activity is consolidated before starting the subsequent one and to minimize or avoid additional iterations. For the development of standard devices, such as application specific standard products (ASSPs) and IP cores, and devices which implement safety related applications, additional requirements can be included which are not in the scope of this document.

The principal clauses of this Standard correspond to the main concurrent activities of a circuit development programme. These include:

- ASIC and FPGA programme management,
- ASIC and FPGA engineering,
- ASIC and FPGA quality assurance.

The provisions of this document apply to all actors involved in all levels in the realization of space segment hardware and its interfaces.

This standard may be tailored for the specific characteristics and constraints of a space project, in accordance with ECSS-S-ST-00.

SAI GLOBAL

This is a free preview. Purchase the entire publication at the link below:

Product Page

Looking for additional Standards? Visit Intertek Inform Infostore

Learn about LexConnect, All Jurisdictions, Standards referenced in Australian legislation