Customer Support: 131 242

  • Shopping Cart
    There are no items in your cart
We noticed you’re not on the correct regional site. Switch to our AMERICAS site for the best experience.
Dismiss alert

IEC 61523-1:2001

Superseded

Superseded

A superseded Standard is one, which is fully replaced by another Standard, which is a new edition of the same Standard.

View Superseded by

Delay and power calculation standards - Part 1: Integrated circuit delay and power calculation systems

Available format(s)

Hardcopy , PDF 1 User , PDF 3 Users , PDF 5 Users , PDF 9 Users

Language(s)

English

Published date

17-09-2001

Superseded date

31-12-2021

Superseded by

IEC 61523-1:2012

$1,013.65
Including GST where applicable

The scope of the DPCS standard is to make it possible for integrated circuit designers to analyze chip timing and power consistently across a broad set of EDA applications, for integrated circuit vendors to express timing and power information once (for a given technology), and for EDA vendors to meet their application performance and capacity needs.

DocumentType
Standard
Pages
423
PublisherName
International Electrotechnical Committee
Status
Superseded
SupersededBy

Standards Relationship
BS EN 61523-1:2002 Identical
UNE-EN 61523-1:2002 Identical

$1,013.65
Including GST where applicable