IEEE 1800.2-2020
Current
The latest, up-to-date edition.
IEEE Standard for Universal Verification Methodology Language Reference Manual
Hardcopy , PDF
English
14-09-2020
This standard establishes the Universal Verification Methodology (UVM), a set of Application Programming Interfaces (APIs) that define a base class library (BCL) definition used to develop modular, scalable, and reusable components for functional verification environments.
| Committee |
Design Automation
|
| DocumentType |
Standard
|
| ISBN |
978-1-5044-6806-0
|
| Pages |
752
|
| PublisherName |
Institute of Electrical & Electronics Engineers
|
| Status |
Current
|
| Supersedes |
| IEEE 1800-2017 | IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language |
Please Login or Create an Account so you can add users to your Multi user PDF Later.
Important note : All end users must be registered with an Account prior to user licenses being assigned.
Users cannot be edited or removed once added to your Multi user PDF.