• Shopping Cart
    There are no items in your cart

AS 3708.3-1989

Withdrawn

Withdrawn

Mechanical standardization of semiconductor devices - General rules for the preparation of outline drawings of integrated circuits

Available format(s)

Hardcopy , PDF 1 User , PDF 3 Users , PDF 5 Users , PDF 9 Users

Language(s)

English

Published date

01-01-1989

Withdrawn date

06-30-2017

US$78.32
Excluding Tax where applicable

Specifies rules for the preparation of outline drawings of integrated circuits, indicating how case leads are to be numbered. Information is given on limits for dimensions, illustrations of letter symbols, terminal identification and index area, the design identification of circuit packages of the form G family and rules for such packages intended for automated handling. It is identical with and reproduced from IEC 191-3:1974 as supplemented by IEC 191-3A, 3B, 3C and 3D.

Committee
TE-012
DocumentType
Standard
ISBN
0 7262 5671 4
Pages
35
PublisherName
Standards Australia
Status
Withdrawn
Supersedes

Standards Relationship
IEC 60191-3:1999 Identical
IEC 60191-3:1974 Identical

US$78.32
Excluding Tax where applicable