JEDEC JESD82-16A.01:2021
Current
Current
The latest, up-to-date edition.
DEFINITION OF THE SSTUA32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY TEST FOR DDR2 RDIMM APPLICATIONS
Available format(s)
Hardcopy , PDF
Language(s)
English
Published date
01-10-2021
Publisher
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUA32866 registered buffer with parity test for DDR2 RDIMM applications.
Important note : All end users must be registered with an Account prior to user licenses being assigned.Access your standards online with a subscription
Features
-
Simple online access to standards, technical information and regulations.
-
Critical updates of standards and customisable alerts and notifications.
-
Multi-user online standards collection: secure, flexible and cost effective.