Customer Support: 131 242

  • Shopping Cart
    There are no items in your cart
We noticed you’re not on the correct regional site. Switch to our AMERICAS site for the best experience.
Dismiss alert

CEI EN 60191-6-17 : 2012

Current

Current

The latest, up-to-date edition.

MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES - PART 6-17: GENERAL RULES FOR THE PREPARATION OF OUTLINE DRAWINGS OF SURFACE MOUNTED SEMICONDUCTOR DEVICE PACKAGES - DESIGN GUIDE FOR STACKED PACKAGES - FINE-PITCH BALL GRID ARRAY AND FINE-PITCH LAND GRID ARRAY (P-PFBGA AND P-PFLGA)

Available format(s)

Hardcopy , PDF

Language(s)

English

Published date

01-01-2012

$149.86
Including GST where applicable

FOREWORD
INTRODUCTION
1 Scope
2 Normative references
3 Definitions
4 Terminal position numbering
5 Drawings
6 Dimensions
7 Dimension table
Annex ZA (normative) - Normative references to
         international publications with their
         corresponding European publications

This standard is part of the EN/IEC 60191 series relating to the mechanical standardization of semiconductor devices and in particular deals with surface mount devices.

Committee
CT 309
DevelopmentNote
Classificazione CEI 47-82. (02/2012)
DocumentType
Standard
Pages
34
PublisherName
Comitato Elettrotecnico Italiano
Status
Current

Standards Relationship
IEC 60191-6-17:2011 Identical
EN 60191-6-17:2011 Identical

IEC 60191-6:2009 Mechanical standardization of semiconductor devices - Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages
IEC 60191-6-5:2001 Mechanical standardization of semiconductor devices - Part 6-5: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine-pitch ball grid array (FBGA)
EN 60191-6:2009 Mechanical standardization of semiconductor devices - Part 6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages
EN 60191-6-5:2001 Mechanical standardization of semiconductor devices - Part 6-5: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine-pitch ball grid array (FBGA)

$149.86
Including GST where applicable