IEC 63011-1:2018
Current
The latest, up-to-date edition.
Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology
Hardcopy , PDF , PDF 3 Users , PDF 5 Users , PDF 9 Users
English, English - French
28-11-2018
IEC 63011-1:2018 provides definitions pertaining to multichip integrated circuits, as vertically stacked dies using through-silicon vias (TSVs) or micro bumps. Terms and definitions related to the fabrication and test of the multichip integrated circuits are also provided.
Access your standards online with a subscription
Features
-
Simple online access to standards, technical information and regulations.
-
Critical updates of standards and customisable alerts and notifications.
-
Multi-user online standards collection: secure, flexible and cost effective.